

1 INTERFERENCE CANCELLATION SYSTEM EMPLOYING PHOTONIC
2 SIGMA DELTA MODULATION AND OPTICAL TRUE TIME DELAY

3

4 The U.S. Government has a paid-up license in this invention and the right in
5 limited circumstances to require the patent owner to license others on reasonable terms as
6 provided for by the terms of Agreement No. F33615-02-M-4024 awarded by the Air
7 Force Research Laboratory.

8

9 CROSS-REFERENCE TO RELATED APPLICATIONS

10

11 This application is a continuation-in-part of U.S. Application No. 60/443,435 filed
12 on January 29, 2003, and is related to U.S. Application No. (OPE-029), entitled
13 “Heterojunction Thyristor-Based Amplifier”, filed concurrently herewith, each
14 application commonly assigned to assignee of the present invention and herein
15 incorporated by reference in its entirety.

16

17 BACKGROUND OF THE INVENTION

18

19 1. Field of the Invention

20 This invention relates to communication systems and to optical and electronic
21 signal processing elements that embodied in such communication systems.

22

23 2. State of the Art

1 Modern communication systems, such as phased-array communication systems,
2 employ transmit and receive modules that are located nearby one another. In this
3 configuration, the operation of the receive module may be interfered with by an
4 overwhelming interference signal radiating from a nearby transmitter, thereby limiting
5 the dynamic range of the system. For example, modern aircraft communication systems
6 typically employ a number of radios which need to be operated simultaneously and in full
7 duplex mode. Interference levels can be controlled by adjusting antenna spacing,
8 frequency separation, transmitter power and specific signal delays. Such systems have
9 been designed and built with operating frequencies from 2 MHz to 12.4 GHz with
10 interference levels ranging from μ watts to watts.

11 Interference cancellation systems have been developed to further mitigate the
12 effects of the interference signal radiating from the transmitter. A high level functional
13 block diagram of an interference cancellation system (ICS) 10 is shown in Fig. 1. The
14 transmitter 12 generates a transmit signal that is supplied to a transmitter antenna 14. The
15 signal emanating from the transmitting antenna 14 is reduced in amplitude and delayed in
16 time as it propagates away from the transmitting antenna. The reduction in amplitude is
17 essentially proportional to $1/R^2$, where R is the distance between the point of observation
18 and the transmitting antenna 14. The time delay is due to the finite velocity of
19 propagation of electromagnetic fields, as is well known from the theory of retarded
20 potential for electromagnetic fields. Suppose that $s(t)$ denotes the transmit signal at any
21 time t at the transmitting antenna 14. Then at the receiving antenna 16, the interference
22 signal will be of the form $Ks(t-\tau)$, with K and τ being the amplitude reduction and the
23 time delay, respectively. The medium between transmitter antenna 14 and receiver

1 antenna 16 behaves as a network with a transfer function K/τ . The interference
2 cancellation signal generator 18 is a synthesized network that is designed to have this
3 same transfer function K/τ . A sample of the transmit signal $s(t)$ is fed into the
4 interference cancellation signal generator 18, which generates an interference
5 cancellation signal that is identical to the propagating transmit signal received at the
6 receive antenna 16. A summing stage 20 (typically realized by difference amplifier)
7 subtracts the interference cancellation signal from the signal received at the receive
8 antenna. The resultant signal produced by the summing stage 20, which is labeled the
9 "desired receive signal", is devoid of interference caused by the transmission at the
10 nearby transmitter module (e.g., transmitter 12 and transmit antenna 14). This signal is
11 supplied to the receiver 22 for subsequent signal processing (e.g., demodulation and
12 baseband signal processing).

13 Ideally, the signal cancellation operations performed the ICS 10 should be
14 completely independent of the characteristics of the transmit signal $s(t)$, such as its
15 amplitude, carrier frequency, type of modulation, degree of modulation, duty cycle and
16 other characteristics.

17 A key design parameter for the ICS 10 is the selection of K and τ , whose values
18 are never known but must be synthesized with a high degree of accuracy. If the transfer
19 function characteristics (K and τ) of the interference cancellation signal generator 18 are
20 not matched to the natural propagation path of the transmit signal $s(t)$ at any time, there
21 will be a difference of the signals and the output of the summing stage 20 will contain an
22 error signal with the characteristics of transmit signal $s(t)$. In the ICS 10 of Fig.1, this
23 error signal is cancelled out through a feedback loop provided by a control block 24.

- 1 Control block 24 cancels out this error by adjusting the transfer function characteristics
- 2 (amplitude reduction - K , and time delay - τ) of the interference cancellation signal
- 3 generator 18 via control signals supplied to the interference cancellation signal generator
- 4 18.

5 Typically, the interference cancellation signal generator 18 of Fig. 1 utilizes
6 electrical coaxial delays and electrical control circuits to provide the amplitude reduction
7 and time delay that realize the desired transfer function K/τ . These approaches are
8 limited in the sensitivity of the cancellation by the noise in the electronics and by the
9 electromagnetic interference induced in the coaxial delay in a high power multiple system
10 and multiple frequency environment.

1

12 SUMMARY OF THE INVENTION

13

14 It is therefore an object of the invention to provide an interference cancellation
15 system that generates an interference cancellation signal with improved sensitivity and
16 thus interference cancellation.

17 It is another object of the invention to provide an interference cancellation system
18 that is suitable for use in high power multiple system and multiple frequency
19 environments.

20 It is a further object of the invention to employ electrical-to-optical conversion, a
21 programmable optical delay line that introduces precise time delay in the optical domain,
22 and subsequent optical-to-electrical conversion to thereby introduce precise time delay to
23 an analog signal.

1 It is a further object of the invention to control such electrical-to-optical
2 conversion and/or such optical-to-electrical conversion to effectuate variable amplitude
3 reduction of the analog signal.

4 It is also an object of the invention that such electrical-to-optical conversion
5 generates a digital optical signal (e.g., a serial digital bit stream) that is delayed in the
6 optical domain by the programmable optical delay line.

7 It is an additional object of the invention to provide a programmable optical delay
8 line that has the capability of introducing a large range of high resolution optical delays
9 to an optical signal supplied thereto.

10 It is still another object of the invention to provide monolithic optoelectronic
11 integrated circuits that provide passive optical waveguides, optical amplification and
12 optical path switching for use in an effective and lower-cost programmable optical delay
13 line.

14 It is yet another object of the invention to provide monolithic optoelectronic
15 integrated circuits that provide optical amplifiers, a network of passive optical
16 waveguides and directional couplers, and preferably control logic to thereby realize an
17 effective and lower-cost programmable optical delay integrated circuit.

18 It is another object of the invention to provide delta-sigma modulators/converters
19 that utilize inversion quantum-well channel devices, which are suitable for use in
20 electrical-to-optical conversion process performed by an interference canceling system
21 and in a wide range of other signal processing applications.

22 In accord with these objects, which will be discussed in detail below, the
23 interference caused by the propagation of a transmit signal transmitted from a transmit

1 antenna to a receive antenna is effectively cancelled by an improved signal cancellation
2 system. The system includes an interference cancellation signal generator that generates
3 a time-delayed and amplitude-reduced representation of said transmit signal. A summing
4 stage is operably coupled to the interference cancellation signal generator and the receive
5 antenna. The summing stage subtracts the time-delayed and amplitude-reduced
6 representation of the transmit signal from a receive signal to substantially cancel the
7 interference. The interference cancellation signal generator preferably includes a novel
8 programmable optical delay line that introduces a variable amount of optical delay to an
9 optical signal derived from said transmit signal in addition to a thyristor-based sigma
10 delta modulator that converts samples of the transmit signal to into a digital signal in the
11 optical domain.

12 Preferably, the programmable optical delay line includes a plurality of delay
13 sections each providing different resolutions of optical delay (e.g., from coarse to super-
14 fine).

15 In addition, the optoelectronic integrated circuits that realize components of the
16 programmable optical delay line and the sigma-delta modulator and demodulator are
17 preferably realized by novel inversion quantum-well channel device structures which
18 monolithically integrate HFETS, bipolar transistors, lasers, detectors, and thyristors.

19 Additional objects and advantages of the invention will become apparent to those
20 skilled in the art upon reference to the detailed description taken in conjunction with the
21 provided figures.

22

1 BRIEF DESCRIPTION OF THE DRAWINGS
23 Fig. 1 is a high level functional block diagram of an interference cancellation
4 system in which the inventive components of the present invention may be embodied.5 Fig. 2 is a high level functional block diagram of an interference cancellation
6 signal generator of Fig. 1 in accordance with the present invention.7 Fig. 3A is a schematic illustration of the architecture of a first-order sigma-delta
8 modulator suitable for use in the interference signal generator of Fig. 2.9 Figs. 3B1 and 3B2 are schematic diagrams of two exemplary optoelectronic
10 circuits that utilize inversion quantum-well channel device structures to realize the first-
11 order sigma-delta modulator of Fig. 3A.12 Fig. 3C1 is a pictorial illustration of an exemplary configuration of a
13 heterojunction thyristor-based operational amplifier/high gain amplifier circuit in
14 accordance with the present invention.15 Fig. 3C2 is a graph showing the current-voltage characteristics of the thyristor
16 device of Fig. 3C1.17 Fig. 3C3 is a graph illustrating representative signal gain of the thyristor device of
18 Fig. 3C1 over varying injector currents.19 Fig. 3C4 is a graph showing the current-voltage characteristics of the thyristor
20 device of Fig. 3C1 over varying injector currents that provide a switching voltage near 5
21 volts and a large inverting open-loop voltage gain (in this simulation, near 300,000).

22

1 Fig. 3C5 is a pictorial illustration of an exemplary configuration of the
2 heterojunction thyristor device of Fig. 3C1 configured for differential output.

3 Fig. 3C6 is a pictorial illustration of another exemplary configuration of a
4 thyristor-based operational amplifier/high gain amplifier circuit in accordance with the
5 present invention.

6 Fig. 3C7 is an equivalent circuit representation of the thyristor-based operational
7 amplifier/high gain amplifier circuit of Fig. 3C6.

8 Fig. 4A is a schematic illustration of the architecture of a second-order sigma-
9 delta modulator suitable for use in the interference signal generator of Fig. 2.

10 Figs. 4B1 and 4B2 are schematic diagrams of two exemplary optoelectronic
11 circuits that utilize inversion quantum-well channel device structures to realize the
12 second-order sigma-delta modulator of Fig. 4A.

13 Fig. 4B3 is a schematic diagram of an exemplary switched-capacitor integrator
14 that is suitable for use at the integration stage 54 of Figs. 4B1 and 4B2.

15 Fig. 4B4 is a pictorial illustration of a thyristor-based differential amplifier circuit
16 with unity-gain (or near-unit gain), which is suitable for use in realizing the summing
17 stage 42 (or summing stage 52) of the sigma-delta modulators of the present invention as
18 described herein with respect to Figs. 3A through 4B3.

19 Fig. 4B5 is an equivalent circuit representation of the thyristor-based differential
20 amplifier circuit of Fig. 4B4.

21 Fig. 5A is a schematic diagram of a 4-section programmable optical delay
22 mechanism in accordance with the present invention, which is suitable for use in the
23 interference signal generator of Fig. 2; the first section is a fixed length of optical fiber or

1 other optical waveguide; the second section is a programmable optical delay path
2 implemented with polymer waveguides patterned onto a printed circuit board with
3 integrated circuit switching nodes; the third section is a programmable optical delay path
4 implemented with a single integrated circuit constructed with passive on-chip waveguides
5 connected to on chip directional couplers; and the fourth section is a programmable
6 optical delay path implemented with a single integrated circuit consisting of a long
7 passive waveguide with thermal control.

8 Fig. 5B1 is a schematic illustration of the optoelectronic integrated circuits that
9 realize the second section of the programmable optical delay line of Fig. 5A.

10 Fig. 5B2 is a schematic illustration of the optoelectronic integrated circuit that
11 realizes the third section of the programmable optical delay line of Fig. 5A.

12 Figs. 5C1 and 5C2 illustrate a first exemplary inversion quantum-well channel
13 device structure for realizing the directional coupler devices of the optoelectronic
14 integrated circuits of Figs. 5B1 and 5B2.

15 Figs. 5D1 and 5D2 illustrate a second exemplary inversion quantum-well channel
16 device structure for realizing the directional coupler devices of the optoelectronic
17 integrated circuits of Figs. 5B1 and 5B2.

18 Figs. 5E1 and 5E2 are plan views that illustrate the optical switching operation of
19 the directional coupler devices of Figs. 5C1 through 5C2.

20 Fig. 6 is a schematic diagram of exemplary optoelectronic components that realize
21 a sigma-delta demodulator, which is suitable for use in conjunction with the sigma-delta
22 modulator as shown in Figs. 3A - 4B3 to carry out the optical-to-electrical conversion
23 operations of the interference cancellation signal generator of Fig. 2.

1 Fig. 7A is a pictorial illustration of a thyristor-based differential amplifier circuit,
2 which is suitable for use in realizing the summing stage 20 of the interference
3 cancellation system of the present invention.

4 Fig. 7B is an equivalent circuit representation of the thyristor-based differential
5 amplifier circuit of Fig. 7A.

6

7 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

8

9 Turning now to Fig. 2, there is shown a high level functional block diagram of an
10 interference cancellation signal generator 18' in accordance with the present invention.

11 The generator 18' effectuates amplitude reduction and time delay to signals derived from
12 samples of the transmit signal to thereby generate the interference cancellation signal in
13 the system of Fig. 1. The generator 18' includes a sampling block 28 that obtains
14 samples of the transmit signal output by the transmitter 10, and normalizes the voltage
15 levels of the samples into a voltage range suitable for use with the circuit block 30.

16 Circuit block 30 subjects the normalized samples of the transmit signal generated by the
17 sampling block 28 to analog-to-digital conversion and electrical-to-optical conversion.

18 This conversion process generates a digital optical signal that represents the transmit
19 signal. The digital optical signal is supplied to the programmable optical delay line 32 to
20 introduce the desired time delay to the digital optical signal. In circuit block 34, the
21 resultant time-delayed digital optical signal is subject to the optical-to-electrical
22 conversion and digital-to-analog conversion, and the resultant analog signal (the

1 interference cancellation signal) is supplied to the summing stage of Fig. 1 to achieve
2 interference cancellation.

3 The amplitude reduction that is required such that the resultant interference
4 cancellation signal realizes the desired transfer function K/τ may be accomplished in part
5 (or in whole) in conjunction with the analog-to-digital conversion process performed in
6 circuit block 30 and/or in conjunction with the digital-to-analog conversion process
7 performed in circuit block 34. In this configuration, control signals are supplied by the
8 control block 24 to the appropriate signal processing blocks to enable the required
9 amplitude reduction operations. Similarly, the optical time delay introduced to the
10 digital optical signal by the programmable optical delay line 22 is set by the control block
11 34 such that the resultant interference cancellation signal realizes the desired transfer
12 function K/τ .

13 Utilizing digital modulation of an optical carrier is advantageous in that it avoids
14 the problems associated with analog modulation of an optical carrier, including
15 difficulties in controlling the optical gain through the programmable optical delay line
16 and the effects of noise and distortion during the electrical-to-optical conversion process
17 and during the optical-to-electrical conversion process.

18 As shown, the interference signal generator 18' utilizes optical signals and a
19 programmable optical delay line 32 that introduces time delay to these optical signals as
20 part of the process that generates the interference cancellation signal. Through the use of
21 optical communication means as the transport medium, a considerable advantage is
22 realized, due to the reduced size and weight, and the immunity to electromagnetic
23 interference. A programmable optical delay line provides a range of optical paths which

1 are combined through a series of optical switches to produce a programmable optical path
2 length and corresponding programmable optical delay. Advantageously, optical switches
3 eliminate the switching noise effects that characterize delay lines implemented in the
4 electrical domain. Furthermore, the programmable optical delay line 32 is suitable for
5 use at much higher frequencies than electrical delay lines (i.e., the approach is scalable).

6 Generally, the circuit block 30 performs analog-to-digital conversion of the
7 normalized samples of the transmit signal to generate a sequence of digital words (each
8 word being one or more bits) corresponding thereto, and electrical-to-optical conversion
9 that modulates an optical carrier in accordance with the sequence of digital words to
10 generate an optical signal (in the preferred embodiment, a serial digital optical bit stream)
11 that represents the sequence of digital words. As is well known in the electronic arts,
12 there are many different architectures that may be used to implement the analog-to-digital
13 conversion process, including flash-type converters, sigma-delta converters, time-
14 interleaved converters, folding/interpolated converters, etc. The suitability of a given
15 approach is dependent upon the desired resolution (e.g., number of bits) of the conversion
16 process and the frequency of the signal that is converted. There are also many different
17 mechanisms that are available to modulate an optical carrier in accordance with a
18 sequence of digital words. Typically, such mechanisms include laser drive circuitry that
19 operates under control of control circuitry to modulate a semiconductor laser device to
20 thereby produce the digital optical signal. The suitability of a given mechanism is
21 dependent upon the frequency of the signal that is converted into the optical domain in
22 addition to the desired modulation scheme.

1 According to a preferred embodiment of the present invention, the analog-to-
2 digital conversion operation of circuit block 30 is realized by a sigma-delta modulator.
3 As seen in Fig. 3A, in its most basic form, a sigma-delta modulator 30' includes an
4 integrator 44, a 1-bit analog-to-digital converter (ADC) 46 (also, referred to as a
5 comparator), and a 1-bit digital-to-analog converter (DAC) 48. The output of the DAC
6 48 is subtracted from the input signal by a summing stage 42. The resultant difference
7 signal is integrated by integrator 44, and the integrator output voltage is converted to a
8 single bit digital output (1 or 0) by the ADC 46. The resulting bit becomes the input to
9 the DAC 48, and the output of the DAC 48 is subtracted from the input signal, etc. This
10 closed-loop process is carried out at a very high "oversampled" rate. The digital data
11 produced by the ADC 46 during this process is a digital bit stream of "ones" and "zeros",
12 and the amplitude of the input signal is proportional to the density of "ones" in the digital
13 bit stream produced by the ADC 46. Note that digital bit stream of "ones" and "zeros"
14 produced by the ADC 46 is modulated onto an optical signal by circuit block 50 to
15 generate a digital optical signal that represents the digital bit stream. This digital optical
16 signal is supplied to the programmable optical delay line to provide the required signal
17 delay operations in the optical domain. Also note that the sigma-delta modulator of Fig.
18 3A does not include a decimation circuit. The decimation circuit, which is a common
19 component in a sigma-delta converter and typically realized by a high-performance
20 digital signal processor, performs filtering operations and channel conversion from a
21 serial one bit digital signal to an N-bit parallel digital signal (e.g., base 2 bit sequence
22 representation). However, for the interference cancellation application addressed herein,

1 suitable performance of the system can be obtained with lower costs and complexity by
2 avoiding the use of the decimation circuit.

3 Amplitude reduction may be performed as part of the operations performed by the
4 sigma-delta modulator by varying the optical power level of the optical signal produced
5 at the output of the sigma delta modulator in response to an amplitude reduction control
6 signal supplied thereto as shown.

7 Two exemplary implementations of the first order sigma-delta modulator of Fig.
8 3A are shown in Figs. 3B1 and 3B2, respectively. Importantly, these two
9 implementations utilize heterojunction thyristor devices to perform the following
10 functions:

11 i) the integration function of integrator 44;
12 ii) the 1-bit analog-to-digital conversion function of ADC 46, and the electrical-
13 to-optical conversion function of circuit block 50, contemporaneous with one another;
14 and
15 iii) the 1-bit digital-to-analog conversion function of DAC 48.

16 Details of the structure (and corresponding methods of manufacture) and operation of the
17 heterojunction thyristor devices of Fig. 3B1 and 3B2 are described in detail in U.S. Patent
18 6,031,243; U.S. Patent Application No. 09/556,285 (Attorney Docket No. OPE-002),
19 filed on April 24, 2000; U.S. Patent Application No. 09/798,316 (Attorney Docket No.
20 OPE-004), filed on March 2, 2001; International Application No. PCT/US02/06802
21 (Attorney Docket No. OPE-004PCT) filed on March 4, 2002; U.S. Patent Application
22 No. 08/949,504 (Attorney Docket No. OPE-005), filed on October 14, 1997, U.S. Patent
23 Application No. 10/200,967 (Attorney Docket No. OPE-005-CIP), filed on July 23, 2002;

1 U.S. Application No. 09/710,217 (Attorney Docket No. OPE-006), filed on November
2 10,2000; U.S. Patent Application No. 60/376,238 (Attorney Docket No. OPE-008-
3 PROV), filed on April 26, 2002; U.S. Patent Application No. 10/280,892 (Attorney
4 Docket No. OPE-012), filed on October 25, 2002; U.S. Patent Application No.
5 10/323,390 (Attorney Docket No. OPE-013), filed on December 19, 2002; U.S. Patent
6 Application No. 10/323,513 (Attorney Docket No. OPE-018), filed on December 19,
7 2002; U.S. Patent Application No. 10/323,389 (Attorney Docket No. OPE-019), filed on
8 December 19, 2002; U.S. Patent Application No. 10/323,388 (Attorney Docket No. OPE-
9 020), filed on December 19, 2002; U.S. Patent Application No. 10/340,942 (Attorney
10 Docket No. OPE-021), entitled "Method of Fabricating Semiconductor Devices
11 Employing At Least One Modulation Doped Quantum Well Structure and One or More
12 Etch Stop Layers for Accurate Contact Formation," filed on January 13, 2003; each of
13 these references herein incorporated by reference in its entirety.

14 The primary advantage of the implementations of Figs. 3B1 and 3B2 is the
15 simplicity and the high speed switching of the heterojunction thyristor device. Note that
16 the integration operation is comprised of only one heterojunction thyristor device with
17 associated load elements, bias current source, and R/C circuit elements as compared with
18 a transistor-based op-amp (which generally utilizes a large number of devices) and
19 associated R/C circuit elements as is well known in the electronic arts. Also note that the
20 basic 1-bit ADC (e.g., comparator) operation is comprised of only the heterojunction
21 thyristor device and the load element as compared with a transistor-based comparator
22 (which generally utilizes about 15 devices) as is well known in the electronic arts. The
23 switching of the heterojunction thyristor device is expected to be greater than 40GB/s

1 with $10\mu\text{W}$ of input power. If the optical input power is increased, the switching times
2 may be even shorter, since with sufficient input switching power, the finite time to
3 integrate the charge for switching to occur may be effectively eliminated. The ultimate
4 limit upon the switching speed is set by the internal transit times in the device, which is
5 on the order of 2 – 4 pico seconds. Thus, switching speeds of 50Gb/s are potentially
6 achievable with current devices.

7 Turning to Fig. 3B1, the summing stage of the first-order sigma delta modulator
8 30' is realized by a differential amplifier circuit, which is implemented by a pair of
9 emitter-coupled quantum-well-base heterojunction bipolar transistors Q1 and Q2, current
10 source CS1, and load resistor R1 as shown. The gain of the differential amplifier circuit,
11 which is controlled by the resistance of R1, is set at or near unity to provide a voltage
12 signal at the output node V_O that represents the voltage difference between the input
13 signal at node V_{IN} and the feedback signal provided by the DAC (e.g. HT4).

14 A resistor R2 is coupled between the output node V_O of the differential amplifier
15 circuit and the negative input node (e.g., n-channel injector terminal) of the
16 heterojunction thyristor-based operational amplifier HT1. A capacitor C1 is coupled in a
17 negative feedback path between the output node (e.g., cathode terminal electrode) and the
18 input node (e.g., n-channel injector terminal) of the heterojunction thyristor-based
19 operational amplifier HT1. The resistor R2 and capacitor C1 are used to configure the
20 heterojunction thyristor-based operational amplifier HT1 as an integration stage whereby
21 the output signal produced at the output node (e.g., cathode terminal electrode) of the
22 heterojunction thyristor-based operational amplifier HT1 is proportional to the integral of

1 the signal supplied from the differential amplifier via resistor R2. Such operation can be
2 represented by the following equation:

3

$$v_{out}(t) = \frac{-1}{(R2 * C1)} \int v_{in} dt$$

4 where v_{in} is the signal supplied from the output node of the
5 differential amplifier, and v_{out} is the output signal produced at the
6 output node (e.g., cathode terminal electrode) of the
7 heterojunction thyristor-based operational amplifier HT1.

8 Figs. 3C1 through 3C7 illustrate the realization of the heterojunction thyristor-
9 based operational amplifier HT1. Such configuration is provided by biasing the thyristor
10 near the point where the device switches into the ON state but below this point such that
11 switching into the ON state is inhibited. In this region, there is a large inverting voltage
12 gain between the n-channel injector terminal and the cathode terminal and between the p-
13 channel injector terminal and the anode terminal. When a single-ended input signal (V_{in-})
14 is supplied to the n-channel injector terminal, the input signal is amplified by the device
15 in accordance with the large inverting open-loop voltage gain (represented by a gain
16 factor of $-A$) to produce a corresponding amplified single-ended output signal (V_{out+}) at
17 the cathode terminal of the device, where $V_{out+} \approx -AV_{in-}$. Similarly, when a single-
18 ended input signal (V_{in+}) is supplied to the p-channel injector terminal, the input signal is
19 amplified by the device in accordance with the large inverting open-loop voltage gain to
20 produce a corresponding amplified single-ended signal (V_{out-}) at the anode terminal of
21 the device, where $V_{out-} \approx -AV_{in+}$. When a differential input signal ($V_{in+} - V_{in-}$) is
22 supplied to the p-channel injector terminal and the n-channel injector terminal,
23 respectively, the differential input signal is amplified by the device in accordance with

1 the large inverting open-loop voltage gain to produce a corresponding amplified single-
2 ended output signal (V_{out+}) at the cathode terminal of the device, where $V_{out+} \approx A(V_{in+}$
3 $- V_{in-})$, and also produce an amplified single-ended output signal (V_{out-}) at the anode
4 terminal of the device with opposite polarity, where $V_{out-} \approx -A(V_{in+} - V_{in-})$. The two
5 output signals (V_{out+} and V_{out-}) produced at the cathode terminal and anode terminal of
6 the device can be used to provide a differential output signal ($V_{out+} - V_{out-}$) that represents
7 an amplified version of the differential input signal where $(V_{out+} - V_{out-}) \approx 2A(V_{in+} - V_{in-})$.
8 In this manner, the thyristor-based amplifier device applies a substantially linear open-
9 loop voltage gain to the input signal(s) supplied thereto for output via the output node of
10 the device. Details of the fabrication of such thyristor-based high gain amplifier circuits
11 are set forth in U.S. Application No. (OPE-029), entitled "Heterojunction Thyristor-
12 Based Amplifier", filed concurrently herewith, commonly assigned to assignee of the
13 present invention.

14 Turning now to Fig. 3C1, there is shown a realization of a thyristor-based
15 operational amplifier/high gain amplifier circuit in accordance with the present invention.
16 Such configuration is provided by coupling the V_{in-} terminal to the n-channel injector
17 terminal of the thyristor device and coupling the V_{in+} terminal to the p-channel injector
18 terminal of the thyristor device. Preferably, a coupling capacitor C_{c1} is disposed between
19 the V_{in-} terminal and the n-channel injector terminal of the thyristor device for DC
20 isolation, and a coupling capacitor C_{c2} is disposed between the V_{in+} terminal and the p-
21 channel injector terminal of the thyristor device for DC isolation as shown. DC bias
22 current levels J_{inN} and J_{outP} are supplied to the n-channel injector terminal and p-channel
23 injector terminal of the device by current sources CS_N and CS_P as shown. A first bias

1 resistance R_{B1} is coupled between a positive potential source (e.g., V_{DD}) and the anode
2 terminal of the device. A second bias resistance R_{B2} is coupled between the cathode
3 terminal of the device and a ground potential source (or negative potential source). As
4 shown in Fig. 3C2, the switching voltage at the anode terminal of the device is set by a
5 DC bias line (which is dictated by the resistance of the first bias resistor R_{B1} and the
6 second bias resistor R_{B2}) as well as the DC bias current J_{inN} supplied to the n-channel
7 injector terminal and the DC bias current J_{outP} supplied to the p-channel injector terminal.
8 Importantly, the DC bias point is selected such that it is near the point where the device
9 switches into the ON state but below this point such that switching into the ON state is
10 inhibited. This is accomplished with a bias line that intersects the current/voltage curve
11 of the device at only one point, which occurs well below the holding current condition
12 (where the current J is near J_H as shown). Also note that the switching voltage increases
13 when the DC bias current J_{outP} is increased, while the switching voltage decreases when
14 the DC bias current J_{inN} is increased. Preferably, the sources CS_N and CS_P and the bias
15 resistors R_{B1} and R_{B2} are realized with transistor devices (such as p-channel HFETs or n-
16 channel HFETs) that are integrally formed with the thyristor device utilizing a common
17 epitaxial growth structure.

18 As shown in Fig. 3C3, the DC bias current levels J_{inN} and J_{outP} can be manipulated
19 to define the open loop voltage gain A of the device, which is the ratio of the output
20 voltage level (e.g., the voltage level at the cathode terminal) with respect to input voltage
21 level (e.g., the voltage level at the n-channel injector terminal). Larger open loop voltage
22 gain values are provided by increasing the DC bias current level J_{inN} and/or by increasing
23 the DC bias current level J_{outP} . Thus, to configure a heterojunction thyristor device as

1 part of an operational amplifier/high gain amplifier circuit, the DC bias current levels J_{inN}
2 and J_{outP} supplied to the n-channel injector terminal and p-channel injector terminal of the
3 device by current sources CS_N and CS_P are selected to be in correspondence with the
4 desired gain value. In the exemplary configuration shown, an open loop gain A on the
5 order of 300,000 is desired. This is provided by a DC bias current J_{inN} on the order of 2.5
6 $\times 10^{-5}$ A/cm² and a DC bias current J_{outP} on the order of 4×10^{-3} A/cm², which
7 corresponds to a switching voltage on the order of 5 volts as shown in Figs. 3C3 and 3C4.
8 The DC bias current levels J_{inN} and J_{outP} may be adjusted to provide for different open
9 loop gain values. For example, a DC bias current J_{inN} on the order of 2×10^{-5} A/cm² and
10 a DC bias current J_{outP} on the order of 4×10^{-3} A/cm² corresponds to a switching voltage
11 on the order of 6.5 volts and an open loop gain of 280,000 as shown in Figs. 3C3 and
12 3C4. The bias resistors R_{B1} and R_{B2} are selected such that the DC bias point, which is
13 dictated by the intersection of the bias line and the appropriate current/voltage curve as
14 shown, occurs at (or substantially near) the desired switching voltage level. This is
15 accomplished by identifying the current J through the device which corresponds to the
16 desired switching voltage level. In the exemplary configuration, a current J on the order
17 of 1×10^{-3} A/cm² corresponds to the desired switching voltage level of 5 volts. The bias
18 resistors R_{B1} and R_{B2} are then selected such that the current J corresponding to the desired
19 switching voltage passes through the bias resistance R_{B1} to produce the appropriate
20 voltage drop (e.g., V_{DD} less the desired switching voltage). Thus, in the exemplary
21 configuration shown, the bias resistor R_{B1} is selected such that the current J passing
22 through it produces a voltage drop on the order of $(V_{DD} - 5)$ volts. In other words, $R_{B1} \approx$
23 $(V_{DD} - 5)$ volts / 1×10^{-3} A/cm². The value of the bias resistance R_{B2} is chosen according

1 to the desired voltage swing at the output terminals (e.g., the cathode terminal V_{out+} and
2 the anode terminal V_{out-}). More specifically, the bias resistance R_{B2} dictates the ratio of
3 the voltage at these output terminals. Because the device is inhibited from switching into
4 the ON/conducting state, the output voltage swing will be limited to how high the current
5 can rise vertically at the switch point as it moves around either side of the switch point
6 (i.e., from some point just below switching to some point just above switching).

7 Therefore, the bias resistances R_{B1} and R_{B2} should be chosen as small as possible without
8 allowing switching. This also reduces the output impedance. As set forth above, the
9 ratio of bias resistances R_{B1} and R_{B2} is the ratio of the voltage level at the output
10 terminals (e.g., the cathode terminal V_{out+} and the anode terminal V_{out-}). Typically, this
11 ratio is at or near one (i.e., equal values) unless the design dictates asymmetry. The input
12 impedance is high by virtue of the magnitude of the input currents. With the input
13 current J_{inN} on the order of 5×10^{-5} A/cm², the input impedance of the n-channel injector
14 terminal is extremely high for small devices (e.g., 1 μm by 20 μm). Similarly, with the
15 input current J_{outP} on the order of 2×10^{-3} A/cm², the input impedance of the p-channel
16 injector terminal is be somewhat lower than the n-channel injector terminal but still very
17 high for such small devices.

18 Advantageously, the thyristor-based high gain amplifier circuit provides the
19 essential characteristics of a typical operational amplifier including:
20 i) a very large open loop gain such that small non-zero values of
21 $(V_{in+} - V_{in-})$ drives the output voltage V_{out+} to saturation; in other words, if
22 $(V_{in+} - V_{in-})$ is positive, the output voltage V_{out+} will saturate at its positive
23 saturation limit (e.g., at or near V_{DD}); if $(V_{in+} - V_{in-})$ is negative, the output

1 voltage V_{out+} will saturate at its negative saturation limit (e.g., at or near
2 ground potential); and

3 ii) the input impedance of the device is very high to minimize signal currents
4 into or out of the V_{in+} and V_{in-} terminals and thus minimize the loading effect
5 on the input signal sources.

6 Thus, the thyristor-based operational amplifier is suitable for many different signal
7 processing applications such as amplification, filtering, buffering, rectification, threshold
8 detection, and digital switching. In these applications, the thyristor-based operational
9 amplifier may be configured with negative feedback and/or positive feedback. Negative
10 feedback is provided by coupling the V_{out+} output terminal (e.g., the cathode terminal) to
11 the V_{in-} terminal (e.g., the n-channel injector terminal) of the device, while positive
12 feedback is provided by coupling the V_{out+} output terminal (e.g., the cathode terminal) to
13 the V_{in+} terminal (e.g., the p-channel injector terminal) of the device.

14 In addition, the anode terminal of the thyristor device can be used as the output
15 terminal (V_{out-}) of the operational amplifier. In this configuration, the open loop gain of
16 the device is negative whereby $V_{out-} = -A (V_{in+} - V_{in-})$, and A is very large. In this
17 configuration, negative feedback is provided by coupling the V_{out-} output terminal (e.g.,
18 the anode terminal) to the V_{in+} terminal (e.g., the p-channel injector terminal) of the
19 device, while positive feedback is provided by coupling the V_{out-} output terminal (e.g., the
20 anode terminal) to the V_{in-} terminal (e.g., the n-channel injector terminal) of the device.

21 The thyristor-based operational amplifier/high gain amplifier circuit as described
22 above with respect to Figs. 3C1 through 3C4 is configured for singled-ended output. It
23 can also be configured for differential output as shown in Fig. 3C5. In the differential

1 output configuration, the cathode terminal electrode of the device provides the V_{out+}
2 signal, and the anode terminal electrode of the device provides the V_{out-} signal to produce
3 a differential output signal $(V_{out+} - V_{out-}) \approx 2A (V_{in+} - V_{in-})$, where A is very large. This
4 configuration is also suitable for many different signal processing applications. In these
5 applications, the thyristor-based operational amplifier/high gain amplifier circuit may be
6 configured with negative feedback and/or positive feedback. Negative feedback is
7 provided by coupling the V_{out+} terminal (e.g., the cathode terminal) to the V_{in-} terminal
8 (e.g., the n-channel injector terminal) of the device, or by coupling the V_{out-} terminal
9 (e.g., the anode terminal) to the V_{in+} terminal (e.g., the p-channel injector terminal) of the
10 device. Positive feedback is provided by coupling the V_{out+} terminal (e.g., the cathode
11 terminal) to the V_{in+} terminal (e.g., the p-channel injector terminal) of the device, or by
12 coupling the V_{out-} terminal (e.g., the anode terminal) to the V_{in-} terminal (e.g., the n-
13 channel injector terminal) of the device.

14 It will be appreciated by those skilled in the art that the output impedance of the
15 thyristor device may be high, which could make the configurations described above
16 unsuitable for applications that require a large output current from the operational
17 amplifier. In these applications, an output buffer stage may be coupled between the
18 output node(s) of the thyristor device (e.g., the cathode terminal and/or the anode
19 terminal) and the output terminal(s) of the operational amplifier circuit (the V_{out+} terminal
20 and/or the V_{out-} terminal of the circuit, which is coupled to the load impedance) as shown
21 in Figs. 3C6 and 3C7. The output buffer stage minimizes the output impedance of the
22 operational amplifier circuit so that the voltage gain is relatively unaffected by the value
23 of the load impedance. The output buffer stage may be realized by any one of a variety

1 of well-known types of output buffer stages, including an emitter-follower output stage,
2 source-follower output stage or push-pull output stage. The emitter-follower output stage
3 utilizes a bipolar-type transistor configured as an emitter-follower to drive the load
4 impedance. The source-follower output stage utilizes an FET-type transistor configured
5 as a source-follower to drive the load impedance. The push-pull output stage utilizes
6 complementary transistors (which may be bipolar-type transistors or FET-type
7 transistors) that are configured as followers to drive the load impedance. Preferably, the
8 transistor that realize the output buffer stage are quantum-well-base transistors (e.g., n-
9 channel quantum well-base bipolar transistors and/or p-channel quantum well-base
10 bipolar transistors) and/or n-type HFET transistors and/or p-type HFET transistors that
11 are integrally formed with the thyristor device that provides the high gain amplification.

12 Referring back to Fig. 3B1, the output signal of the integration stage (thyristor-
13 based operational amplifier HT1) is supplied to the p-channel injector terminal of the
14 heterojunction thyristor HT2. The heterojunction thyristor HT2 contemporaneously
15 performs the functions of a 1-bit ADC and optical-to-electrical conversion. More
16 specifically, an electrical sampling clock signal that operates at the oversample frequency
17 synchronizes the operation of heterojunction thyristor HT2. During a sample period, the
18 electrical sampling clock level is high. This high clock level deactivates a thyristor-based
19 sampling device HT3 such that current source CS3 is electrically decoupled from the n-
20 channel injector terminal of heterojunction thyristor HT2. After the sample period, the
21 electrical sampling clock level is low. This low clock level activates the thyristor-based
22 sampling device HT3 such that current source CS3 is electrically coupled to the n-
23 channel injector terminal of heterojunction thyristor HT2. When electrically coupled to

1 the n-channel injector terminal of heterojunction thyristor HT2, the current source CS3
2 drains charge from the n-channel quantum-well of heterojunction thyristor HT2 to
3 thereby reset the thyristor HT2 into an OFF state. Details of the operation of the
4 thyristor-based sampling device HT3 is set forth in U.S. Patent Application No.
5 10/323,390 (Attorney Docket No. OPE-013), filed on December 19, 2002; U.S. Patent
6 Application No. 10/323,513 (Attorney Docket No. OPE-018), filed on December 19,
7 2002; U.S. Patent Application No. 10/323,389 (Attorney Docket No. OPE-019), filed on
8 December 19, 2002; and U.S. Patent Application No. 10/323,388 (Attorney Docket No.
9 OPE-020), filed on December 19, 2002; incorporated by reference above in their entirety.

10 During the sample period when the electrical sampling clock level is high and the
11 thyristor-based sampling device HT3 is deactivated, the heterojunction thyristor device
12 HT2 operates contemporaneously to perform the 1-bit ADC function and the electrical-
13 to-optical conversion function. The 1-bit ADC function is provided by sizing the thyristor
14 device HT2 such that it switches into its ON state when the input voltage level supplied
15 thereto exceeds a comparison reference voltage level (which corresponds to the average
16 of the maximum and minimum expected voltage level at the input node V_{IN}), and
17 automatically switches into the OFF state when the sampling period ends. Note that
18 during a given sampling period there is a time required for charge to accumulate in the p-
19 type quantum well channel of thyristor device HT2 such that the thyristor device HT2
20 switches into the ON state when the input voltage level supplied thereto exceeds the
21 comparison reference voltage level. Importantly, this time corresponds to (1/Nyquist
22 frequency of the input signal) for proper operation. Thus, it is important that the
23 sampling period of the sampling clock correspond to (1/Nyquist frequency of the input

1 signal) for proper operation. As described above, when the sampling period ends, the
2 current source CS3 is electrically coupled to the n-channel injector terminal of
3 heterojunction thyristor HT2 to drain charge from the n-channel quantum-well of
4 heterojunction thyristor HT2 and thereby reset the thyristor HT2 into an OFF state.

5 An on/off voltage signal that corresponds to the ON/OFF state of the thyristor
6 HT2 is generated at the anode terminal of the thyristor HT2. This on/off voltage signal is
7 supplied to a thyristor-based DAC HT4 and controls the operation of the DAC HT4 as
8 follows. When the thyristor HT2 is ON, the thyristor-based DAC HT4 provides a first
9 voltage reference (Vref+) at its cathode terminal, which is supplied to the feedback
10 terminal of the differential amplifier. When the thyristor HT2 is OFF, the thyristor-based
11 DAC HT4 provides a second voltage reference (e.g., Vref-, in this configuration ground
12 potential) at its cathode terminal, which is supplied to the feedback terminal of the
13 differential amplifier. The first and second voltage references generally correspond to the
14 maximum and minimum expected voltage levels at the input node V_{IN} . The first voltage
15 reference level (Vref+) produced at the cathode terminal of thyristor HT4 is set by the
16 resistance of R6 and the value of the positive rail voltage supplied to the anode terminal.
17 Details of the operation of the thyristor-based DAC HT4 is set forth in U.S. Patent
18 Application No. 10/280,892 (Attorney Docket No. OPE-012), filed on October 25, 2002,
19 incorporated by reference above in its entirety.

20 Note that the heterojunction thyristor device HT2 is biased such that it operates as
21 a lasing device in the ON state. In this manner, the thyristor HT2 provides electrical-to-
22 optical conversion of the serial bit stream identified by its 1-bit ADC function performed
23 during the sampling periods defined by the sampling clock signal. This optical signal, in

1 the form of a serial digital bit stream, is supplied via a fiber waveguide (or other
2 waveguide device) to the programmable optical delay line as described herein. Note that
3 amplitude reduction control can be accomplished by varying the optical power of the
4 optical signal produced by the thyristor device HT2. This is accomplished by amplitude
5 reduction control logic that adjusts (e.g., scales) the positive rail voltage level supplied to
6 the load resistor R4 of thyristor device HT2 and the anode terminal of thyristor device
7 HT4 as shown.

8 In addition, the integration function performed by the thyristor HT1 can also be
9 described as a low-pass filter whose cutoff frequency corresponds to the integration time
10 period of the integrator. In effect, the integrator/low-pass filter operates to shape
11 quantization noise so that it lies above the pass-band of the low-pass filter realized in the
12 sigma-delta demodulator block described below. In order to control the integration time
13 period/cutoff frequency of the integrator/low pass filter function performed by the
14 thyristor HT1, the duration of the sampling period may be adjusted. Thus, one can vary
15 the duration of the sampling period provided by the electrical sampling clock signal to
16 vary the integration time period/cutoff frequency of the integrator/low pass filter function
17 performed by the thyristor HT1. Advantageously, this feature can be used to provide
18 different filter characteristics to support the modulation of a wide frequency band of
19 signals.

20 Turning now to Fig. 3B2, there is shown another implementation of the first-order
21 sigma-delta modulator of Fig. 3A. Note that this implementation is similar to Fig. 3B1,
22 but utilizes an optical sampling clock signal (instead of an electrical sampling clock
23 signal) to selectively activate and deactivate the thyristor-based sampling device HT3'.

1 In addition, the optical signal produced by the thyristor HT2 is used to control the
2 operation of the thyristor-based DAC HT4'. In this configuration, an optical sampling
3 clock signal that operates at the oversample frequency synchronizes the operation of
4 heterojunction thyristor HT2. During a sample period, the optical sampling clock level is
5 low. This low clock level deactivates a thyristor-based sampling device HT3' such that
6 current source CS3 is electrically decoupled from the n-channel injector terminal of
7 heterojunction thyristor HT2. After the sample period, the optical sampling clock level is
8 high. This high clock level activates the thyristor-based sampling device HT3' such that
9 current source CS3 is electrically coupled to the n-channel injector terminal of
10 heterojunction thyristor HT2. When electrically coupled to the n-channel injector
11 terminal of heterojunction thyristor HT2, the current source CS3 drains charge from the
12 n-type quantum-well channel of heterojunction thyristor HT2 to thereby reset the
13 thyristor HT2 into an OFF state. Similarly, the optical signal generated by the thyristor
14 HT2 is used to control the operation of the DAC HT4' as follows. When the optical
15 signal produced by the thyristor HT2 is high (e.g., thyristor HT2 is ON), the thyristor-
16 based DAC HT4' provides a first voltage reference (Vref+) at its cathode terminal, which
17 is supplied to the feedback terminal of the differential amplifier. When the optical signal
18 produced by the thyristor HT2 is off (e.g., thyristor HT2 is OFF), the thyristor-based
19 DAC HT4' provides a second voltage reference (Vref-, in this configuration a ground
20 potential) to the feedback terminal of the differential amplifier. Details of the operation of
21 the optically-controlled thyristor-based sampling device HT3' is set forth in U.S. Patent
22 Application No. 10/323,390 (Attorney Docket No. OPE-013), filed on December 19,
23 2002; U.S. Patent Application No. 10/323,513 (Attorney Docket No. OPE-018), filed on

1 December 19, 2002; U.S. Patent Application No. 10/323,389 (Attorney Docket No. OPE-
2 019), filed on December 19, 2002; and U.S. Patent Application No. 10/323,388 (Attorney
3 Docket No. OPE-020), filed on December 19, 2002; incorporated by reference above in
4 their entirety. Details of the operation of the thyristor-based DAC HT4' is set forth in
5 U.S. Patent Application No. 10/280,892 (Attorney Docket No. OPE-012), filed on
6 October 25, 2002, incorporated by reference above in its entirety. The other components
7 of Fig. 3B2 (e.g., differential amplifier Q1, Q2, CS1, R1, integrating thyristor device HT1
8 and supporting circuit elements, thyristor device HT2, amplitude reduction control logic)
9 operate in the same manner as described above with respect to Fig. 3B1.

10 The signal-to-noise ratio and resolution of the first-order sigma-delta converters
11 Figs. 3A, 3B1 and 3B2 are governed by the sampling rate. Generally, every doubling of
12 the sampling rate improves the signal-to-noise ratio by -9 dB and adds 1.5 bits of
13 resolution. Thus, if a high signal-to-noise ratio and high resolution is desired, a very high
14 sampling rate is required. Such high sampling rates may be unattainable or too costly.
15 Thus, the first-order architecture may not be suitable for many high performance
16 applications.

17 In order to improve the signal-to-noise ratio and resolution at a given sampling
18 rate, a higher order sigma-delta converter can be used. Such higher order architectures
19 utilize more than one integrator and summing stage in the modulator. A functional block
20 diagram for a second-order sigma-delta modulator is shown in Fig. 4A. In addition to the
21 summing stage 42, integrator 44, 1-bit ADC 46 and 1-bit DAC 48, it includes a second
22 summing stage 52 and a second integrator 54. This architecture is suitable for
23 applications requiring high-resolution. For example, it has been chosen in an application

1 for modulating a 300MHz signal that requires a signal to noise ratio of -96dB and 17-bits
2 of resolution. In this example, the oversampling rate is on the order of 50 GS/s.

3 Two exemplary implementations of the second order sigma-delta modulator of
4 Fig. 4A are shown in Figs. 4B1 and 4B2, respectively. Similar to the implementations of
5 Figs. 3B1 and 3B2, these implementations utilize heterojunction thyristor devices to
6 perform the following functions:

- 7 i) the integration function of integrator 54;
- 8 ii) the integration function of integrator 44;
- 9 iii) the 1-bit analog-to-digital conversion function of ADC 46, and the electrical-
10 to-optical conversion function of circuit block 50, contemporaneous with one another;
11 and
- 12 iv) the 1-bit digital-to-analog conversion function of DAC 48.

13 Note that the implementations of Figs. 4B1 and 4B2 are similar in many respects to that
14 described above with respect to Fig. 3B1 and 3B2, respectively. Thus, discussion of the
15 common circuit elements will be omitted for simplicity of description. Note that
16 implementation of Fig. 4B1 operates under control of an electrical sampling clock signal
17 to output an optical signal in the form of a serial digital bit stream from thyristor HT2.
18 An electrical digital bit stream, corresponding to the bits of the optical signal, is supplied
19 to a 1-bit DAC HT4 to control the operation of the DAC. However the implementation
20 of Fig. 4B2 operates under control of an optical sampling clock signal to output an optical
21 signal in the form of a serial digital bit stream from thyristor HT2. This optical signal is
22 also supplied to a 1-bit DAC HT4' to control the operation of the DAC HT4'. In both
23 implementations, the DAC (HT4, HT4') operates as follows. When the optical signal

1 produced by the thyristor HT2 is high (e.g., thyristor HT2 is ON), the DAC outputs a first
2 voltage reference (Vref+). When the optical signal produced by the thyristor is off (e.g.,
3 thyristor HT2 is OFF), the DAC outputs a second voltage reference (Vref-, in this
4 configuration a ground potential). In both implementations, the voltage reference signal
5 output by the DAC is supplied to the feedback input terminal of the two difference
6 amplifier circuits as shown. One of the difference amplifier circuits realizes the first
7 summing stage 42 and is described above in detail. Another difference amplifier circuit
8 realizes the second summing stage 52 of the second-order architecture. Between the
9 output of the first difference amplifier circuit (second summing stage 52) and the input
10 terminal of the second differential amplifier circuit (first summing stage 42) is an
11 integrator stage 54.

12 Preferably, the integrator stage 54 of the second-order sigma-delta modulator is
13 realized by a resistor R12, heterojunction thyristor-based operational amplifier HT11, and
14 feedback capacitor C11 as shown. The heterojunction thyristor-based operational
15 amplifier device HT11 is realized in a manner similar to the thyristor-based device HT1
16 as described above. Note that this configuration is similar to in many respects to the
17 thyristor-based integration stage 44 of the first order sigma-delta converter described
18 above.

19 In alternate embodiments, the integrator stage 44 of the first-order and second-
20 order sigma delta converter and the integrator stage 54 of the second order sigma delta
21 converter can be realized by a switched-capacitor filter circuit as shown in Fig. 4B3.
22 Note that the switched-capacitor filter requires a two phase clock source ($\phi 1$ and $\phi 2$) and
23 an operational amplifier (labeled A). For high resolution conversion, the virtual ground

1 input of the amplifier must be excellent in order to maintain proper integration. This
2 demands very high gain. Thus, the thyristor-based operational amplifier as described
3 above may be used. Alternatively, an operational amplifier (which is typically realized
4 by a multistage amplifier) may be used. In order to integrate all of the noise up to the
5 oversample frequency a very high bandwidth amplifier is required. Furthermore, as
6 higher clock rates are required, feedthrough on the switches becomes a significant
7 problem. Thus, for high sampling rates, an optically-controlled thyristor-based sampling
8 switch is preferred. Details of the structure (and corresponding methods of manufacture)
9 and operation of such optically-controlled thyristor-based sampling switch for use in Fig.
10 4B3 are described in detail in U.S. Patent Application No. 10/323,390 (Attorney Docket
11 No. OPE-013), filed on December 19, 2002; U.S. Patent Application No. 10/323,513
12 (Attorney Docket No. OPE-018), filed on December 19, 2002; U.S. Patent Application
13 No. 10/323,389 (Attorney Docket No. OPE-019), filed on December 19, 2002,
14 incorporated by reference above in their entirety. Alternatively, the integrator stage 44 of
15 the first-order and second-order sigma delta converter and integrator stage 54 of the
16 second order sigma delta converter can be realized by an RC network or other integration
17 means as is well known in the electronic arts.

18 In further embodiments, the summing stage 42 of the first-order and second-order
19 sigma delta converter and the summing stage 52 of the second order sigma delta
20 converter can be realized by a thyristor-based amplifier circuit as shown in Fig. 4B4.
21 This circuit includes a thyristor device configured as a high gain differential amplifier as
22 described above with respect to Figs. 3C1 through 3C7. A pair of matching resistors
23 (labeled R1) are coupled between the positive (+) and negative (-) inputs and the p-

1 channel injector terminal input and the n-channel injector terminal input, respectively.
2 An additional matching resistor (R1) is added to the positive feedback path between the
3 output anode terminal of the thyristor and the p-channel injector terminal input as shown.
4 This positive feedback configuration provides a differential amplifier at (or near) unity
5 gain such that the small-signal voltage level of the signal generated at the anode terminal
6 represents the difference of the small-signal voltage levels at the positive (+) and negative
7 (-) inputs. An emitter-follower output buffer stage buffers the signal generated at anode
8 terminal to generate an output voltage signal V_0 that represents the difference of the
9 small-signal voltage levels at the positive (+) and negative (-) inputs. This output voltage
10 signal V_0 is supplied to the integration stage (44/54) that follows in the sigma-delta
11 converter architecture. Fig. 4B5 is an equivalent circuit representation of the thyristor-
12 based differential amplifier circuit of Fig. 4B4.

13 Turning now to Fig. 5A, there is shown a preferred embodiment of the
14 programmable optical delay line 32 of Fig. 2. It includes a fiber optic waveguide 62 that
15 is operably coupled to the optical output of block 30 of Fig. 1. The fiber optic waveguide
16 62 guides the optical signal (e.g., serial digital bit stream) produced by circuit block 30 to
17 a coupler 64 mounted on a printed circuit board (PCB) 66, and imparts a fixed time delay
18 on this optical signal in accordance with its optical path length. A plurality of passive
19 polymer-based optical waveguides (68-1A, 68-2A, 68-2B, 68-3A, 68-3B, ... 68-NA, 68-
20 NB, 69,70,71) are integrally formed on the PCB 66 and a series of optoelectronic
21 integrated circuits (72-1, 72-2, ... 72-N, 73,74) are mounted on the PCB 66 to form an
22 optical delay network that starts at that coupler 64 as shown. The N optoelectronic
23 integrated circuits (72-1, 72-2, ... 72-N) provide optical switching that switches the

1 optical signal from any one its input ports to any one of its output ports. Note that the
2 first optoelectronic integrated circuit 72-1 utilizes only one input port. Thus, the
3 switching function performed by this circuit is limited by this configuration. The
4 optoelectronic integrated circuit 73 (labeled "OEIC N+1") provides a higher resolution
5 variable optical delay path utilizing on-chip passive waveguides and directional couplers
6 similar to the architecture of the PCB 66. Finally, circuit block 74 provides a super-high
7 resolution optical delay path utilizing resistive heating of a passive waveguide. Details
8 of the optoelectronic integrated circuits 72-1...72-N and 73 are described below with
9 respect to Figs. 5B1 through 5F2.

10 Preferably, the optoelectronic integrated circuits are mounted at pre-designated
11 positions on the PCB 66 and then the polymer guide material is spun onto the PCB 66.
12 Photolithographic techniques are used to pattern the passive waveguides (68-1A, 68-2A,
13 68-2B, 68-3A, 68-3B, ... 68-NA, 68-NB, 69,70,71) to the edge of the on-chip waveguides
14 in such a way as to achieve the optimum coupling from board waveguide to chip
15 waveguide. Examples of the processing steps that may be used to form the passive
16 polymer-based optical waveguides are described in detail in U.S. Patent Publication
17 2002/0150368A1 to Imoto, and Tang et al., "Polymer-Based Optical Waveguide Circuits
18 for Photonic Based Array Antennas," Proc. SPIE, Vol. 3632, pp. 250-161, 1999, both
19 herein incorporated by reference in their entirety. Preferably, the insertion losses (e.g.,
20 board to chip and waveguide to device insertion losses) are compensated by the on-chip
21 optical amplifier as described below. This amplifier also compensates for absorption loss
22 in the directional couplers and passive waveguides that are part of the optoelectronic
23 integrated circuits as described below.

1 In the illustrative embodiment shown, the optical delay network formed on the
2 PCB 66 provides path delays of 0.5 meters down to 1 centimeter, which correspond to
3 time delays of 3.3 nanoseconds down to 66 picoseconds for a polymer index of 2. These
4 delays can practically provide incremental optical delay down to about 50 picoseconds.
5 The optoelectronic circuit 73 provides lengths from 1 centimeter down to $200\mu\text{m}$
6 (corresponding to delays from 50 picoseconds down to 2 picoseconds for a waveguide
7 index of 3.2). All of these delays have a limiting delay resolution represented by the
8 minimum patterned line length. For the last $100\mu\text{m}$ of delay (corresponding to delays
9 down to 1 picosecond for a waveguide index of 3.2), analog control of the delay is
10 required. For this purpose, integrated circuit 74 is mounted on the PCB 66. It is simply a
11 length of passive waveguide (in the exemplary implementation up to 1cm in length) laid
12 out in a serpentine fashion on the chip. The waveguide is located in close proximity to
13 resistive heaters formed by bipolar transistors, FET transistors or other resistive circuit
14 elements. When the resistive heaters are operated at maximum power (under control of a
15 delay control signal supplied thereto), the waveguide is subject to a maximum
16 temperature differential above ambient temperature, which corresponds to a maximum
17 decrease in the refractive index of the waveguide. By this means a small portion of the
18 overall optical delay is an analog time delay controlled by the control signals that govern
19 the power level of the resistive heaters. The precision of this time delay is determined by
20 the ability to adjust and maintain the temperature of the waveguide. For example, if the
21 temperature can be maintained within a narrow temperature range of $T_{\text{desired}} \pm 1^\circ\text{C}$, the
22 control of the delay can be maintained to an accuracy on the order of 0.04 picoseconds.

1 Turning now to Fig. 5B1, there is shown a schematic illustration of the elements
2 of each optoelectronic circuit 72-x of Fig. 5A. It includes two input ports 81-A and 81-B
3 and corresponding passive waveguides 82-A and 82-B that guide the optical signal
4 incident at the input ports 81-A, 81-B to optical amplifiers 83-A, 83-B, respectively. The
5 optical amplifiers provide a variable amount of optical gain to the optical signals supplied
6 thereto (under control of control signals supplied thereto) to compensate for insertion
7 losses and absorption losses.

8 The optical signals output by the optical amplifiers 83-A, 83-B are guided by the
9 passive waveguides 84-A, 84-B to the channel-A input 85-A and channel-B input 85-B of
10 HFET coupler 86, respectively. The HFET coupler 86 has two waveguide channels A
11 and B. Channel A is disposed between the channel-A input 85-A and the channel-A
12 output 87-A. Channel B is disposed between the Channel-B input 85-B and the channel-
13 B output 87-B. The device behaves as a classic directional coupler in which the optical
14 mode in channel A can cross over to channel B (and vice versa) with a certain periodicity
15 in length. This phenomenon is due to evanescent coupling of power that occurs when the
16 two waveguide channels are brought into close proximity. The mode switching of the
17 device is controlled by control signals that are applied to active regions of the device to
18 control the propagation constant of the waveguides. By varying the propagation constant
19 of the waveguides, the number of evanescent couplings within the length of the device
20 can be controlled. When one evanescent coupling occurs during the length of the device,
21 the optical mode in channel A crosses over to channel B and vice versa (e.g., the optical
22 mode in channel B crosses over to channel A). However, when two evanescent couplings
23 occur during the length of the device, the mode in channel A remains in channel A, and

1 the mode in channel B remains in channel B. In this manner, the control signals supplied
2 to the HFET coupler 86 controls the optical path of the optical signal passing through the
3 device whereby the input optical signal (which may be provided at channel-A input 85-A
4 or the channel-B input 85-B) is selectively output to either the channel-A output 87-A or
5 channel-B output 87-B in response to these control signals. Preferably, the HFET
6 coupler device 86 is formed from an inversion quantum-well channel device structure
7 described below with respect to Figs. 5C1 through 5F2. Passive waveguides 88-A and
8 88-B guide the optical signals output from the corresponding channel-A output 87-A and
9 channel-B output 87-B to two output ports 89-A, 89-B as shown.

10 Turning now to Fig. 5B2, there is shown a schematic illustration of the elements
11 of the optoelectronic circuit 73 of Fig. 5A. It includes two input ports 91-A and 91-B
12 and corresponding passive waveguides 92-A and 92-B that guide the optical signal
13 incident at the input ports 91-A, 91-B to optical amplifiers 93-A, 93-B, respectively. The
14 optical amplifiers provide a variable amount of optical gain to the optical signals supplied
15 thereto (under control of control signals supplied thereto) to compensate for insertion
16 losses and absorption losses.

17 The optical signals provided by the optical amplifiers 93-A, 93-B are output to a
18 plurality of passive waveguides (94-1A, 94-2A, 94-2B, 94-3A, 94-3B, ... 94-MA, 94-MB,
19 95) and a series of HFET coupler devices (96-1, 96-2, ... 96-M) that are integrally formed
20 as part of integrated circuit 73. Similar to the delay architecture of the PCB 66 of Fig.
21 5A, these elements form an optical delay network that starts at the output of the optical
22 amplifiers 93-A, 93-B as shown. As described above with respect to Fig. 5B1, the HFET
23 couplers (96-1...96-M) provide optical switching that switches the optical signal from any

1 one its input ports to any one of its output ports in response to control signals supplied
2 thereto. Note that the last HFET coupler 96-M utilizes only one output port. Thus, the
3 switching function performed by this device is limited by this configuration. Preferably,
4 the HFET coupler devices (96-1...96-M) are formed from an inversion quantum-well
5 channel device structure described below with respect to Figs. 5C1 through 5F2.

6 Preferably, the passive waveguides, optical amplifiers and the HFET coupler(s) of
7 the optoelectronic circuits of Figs. 5A, 5B1, and 5B2 are realized from the inversion
8 quantum-well channel device structures as described in detail in U.S. Patent 6,031,243;
9 U.S. Patent Application No. 09/556,285 (Attorney Docket No. OPE-002), filed on April
10 24, 2000; U.S. Patent Application No. 09/798,316 (Attorney Docket No. OPE-004), filed
11 on March 2, 2001; International Application No. PCT/US02/06802 (Attorney Docket No.
12 OPE-004PCT) filed on March 4, 2002; U.S. Patent Application No. 08/949,504 (Attorney
13 Docket No. OPE-005), filed on October 14, 1997, U.S. Patent Application No.
14 10/200,967 (Attorney Docket No. OPE-005-CIP), filed on July 23, 2002; U.S.
15 Application No. 09/710,217 (Attorney Docket No. OPE-006), filed on November 10,
16 2000; U.S. Patent Application No. 60/376,238 (Attorney Docket No. OPE-008-PROV),
17 filed on April 26, 2002; U.S. Patent Application No. 10/323,390 (Attorney Docket No.
18 OPE-013), filed on December 19, 2002; U.S. Patent Application No. 10/280,892
19 (Attorney Docket No. OPE-012), filed on October 25, 2002; U.S. Patent Application No.
20 10/323,390 (Attorney Docket No. OPE-013), filed on December 19, 2002; U.S. Patent
21 Application No. 10/323,513 (Attorney Docket No. OPE-018), filed on December 19,
22 2002; U.S. Patent Application No. 10/323,389 (Attorney Docket No. OPE-019), filed on
23 December 19, 2002; U.S. Patent Application No. 10/323,388 (Attorney Docket No. OPE-

1 020), filed on December 19, 2002; U.S. Patent Application No. 10/340,942 (Attorney
2 Docket No. OPE-021), entitled "Method of Fabricating Semiconductor Devices
3 Employing At Least One Modulation Doped Quantum Well Structure and One or More
4 Etch Stop Layers for Accurate Contact Formation," filed on January 13, 2003;
5 incorporated by reference above in their entirety. With these structures, a single
6 fabrication sequence is used to make all the devices, including the electrical devices (e.g.,
7 transistors) and the optoelectronic devices (e.g., laser/detector/modulator). In other
8 words, a single set of n type and p type contacts, critical etches, dielectric depositions etc.
9 are used to realize all of these devices simultaneously. The essential features of this
10 device structure include 1) a modulation doped quantum well interface, 2) a refractory
11 metal gate/emitter contact, 3) self-aligned channel contacts formed by ion implantation,
12 4) n-type metal contacts to the n-type ion implants and the bottom n-type layer, and 5) p-
13 type metal contacts to the p-type layers.

14 Optical devices are created from these structures by separating the metal gate into
15 two sections which are connected electrically by the P+ layer along the top surface. By
16 depositing a top dielectric mirror over the device structure, a waveguide is formed with
17 an optical mode centered near the modulation doped quantum well channel. The state of
18 the charge in the modulation doped quantum well channel is controlled by the bias
19 applied between the gate terminal and a source terminal electrically coupled to the
20 quantum well channel. If a sufficient positive bias is applied between the gate terminal
21 and the source terminal, gate conduction injects charge the channel. On the other hand, if
22 a zero bias (or other bias condition that does not cause gate conduction) is applied
23 between the gate terminal and the source terminal, there is negligible gate conduction and

1 the channel charge controls the absorption edge in the device. Basically, the injection of
2 charge inhibits the absorption of photons over an energy range corresponding to the
3 filling of the electron states in the conduction band. This is the role of the optical
4 modulator and it forms the basis for the HFET coupler device described herein. More
5 specifically, in order to realize the HFET coupler device, the modulator is expanded to
6 include two parallel waveguide channels which are separated by a narrow passive region.

7 Figs. 5C1 through 5F2 illustrate two exemplary implementations of the HFET
8 coupler device realized in inversion quantum-well channel device structures. Fig. 5C1
9 illustrates an HFET coupler realized from the device structure of Fig. 5C2. Fig. 5D1
10 illustrates an HFET coupler realized from the device structure of Fig. D2. Both devices
11 include two elliptical waveguide modes that form the two channels A and B of the device
12 as shown. These elliptical modes are centered near the n-type quantum well channel of
13 the respective structure (layer 124 in Fig. 5C1 and 5C2, and layers 1163b, 1162, 1161,
14 1160b, 1160a in Figs. 5D1 and 5D2). First and second N-type implants (labeled 132 and
15 134 in Fig. 5C1, and labeled 1170 and 1175 in Fig. 5D1) are used to form a contact to the
16 n-type quantum well channel region of the two channels A and B as shown. Metal layers
17 (not shown) are deposited on the first n-type implants to form the source terminal
18 electrodes for the two channels A and B (labeled 140A, 140B in Fig. 5C1 and labeled
19 1140A, 1140B in Fig. 5D1). The gate terminal electrodes for the two channels A and B
20 (labeled 138A, 138B in Fig. 5C1 and 1138A, 1138B in Fig. 5D1) are deposited on a P+
21 layer (layer 130 in Figs. 5C1 and 5C2 and layer 1165B in Figs. 5D1 and 5D2). Note that
22 a narrow passive region (labeled 136 in Fig. 5C1 and labeled 1176 in Fig. 5D1) separates
23 the two channels A and B. This passive region blocks the flow of charge between (e.g.,

1 electrically disconnects) the quantum-well structure in channel A and channel B. In
2 addition, the gate electrodes for the two channels A and B are not electrically connected
3 because the P+ layer (layer 130 in Figs. 5C1 and 5C2 and layer 1165B in Figs. 5D1 and
4 5D2) is removed in the region above the passive region.

5 The HFET coupler device structures of Figs. 5C1 and 5D1 operate as a beta
6 coupler switching device as illustrated in the plan view shown in Figs. 5E1 and 5E2.
7 Note that there are two elliptical modes, corresponding to the two channels A and B of
8 the device. When a sufficient positive forward bias is applied between the gate terminal
9 and the source terminal of one channel such that gate conduction injects charge into only
10 the one channel and not the other channel (e.g., by applying a sufficient positive forward
11 bias between the gate terminal and the source terminal of channel A such that gate
12 conduction injects charge into only channel A and not into channel B), there is a $\Delta\beta$
13 introduced between the propagation constants of the two channels A and B. By varying
14 the propagation constant of the two channels A and B, the number of evanescent
15 couplings within the length of the device can be controlled. When one evanescent
16 coupling occurs during the length of the device, the optical mode in channel A crosses
17 over to channel A (labeled "BA" in Fig. 5E2). However, when two evanescent couplings
18 occur during the length of the device, the mode in channel A remains in channel A
19 (labeled "AA" in Fig. 5E1), and the mode in channel B remains in channel B (labeled
20 "BB" in Fig. 5E2). In this manner, the control signals supplied to the HFET coupler
21 controls the optical path of the optical signal passing through the device whereby the
22 input optical signal (which may be provided at channel-A input or the channel-B input)

1 is selectively output to either the channel-A output or channel-B output in response to
 2 these control signals.

3 Exemplary voltage levels for the realizing the switching modes shown in Fig. 5E1
 4 and 5E2 is shown in the table below:

Input Channel	Output Channel	Gate A Bias Voltage (volts)	Source A Bias Voltage (volts)	Gate B Bias Voltage (volts)	Source B Bias Voltage (volts)
A	A	1.6	0	0	1.6
A	B	0	1.6	0	1.6
B	A	0	1.6	0	1.6
B	B	1.6	0	0	1.6

5
 6 Preferably, these control are provided by HFET transistors integrated with the HFET
 7 coupler device. By this means, it is possible to provide integrated logic circuits which
 8 can perform the decode function on a digital word. Therefore the capability offered by
 9 the technology is the integration of very small (on the order of 100-300 μ m in length)
 10 directional couplers interfacing to on-chip passive waveguides and integrated together
 11 with optical amplifiers and HFET electronic devices. Within a chip on the order of
 12 2mm x 2mm , it is straightforward to integrate HFET logic circuits, HFET directional
 13 coupler switches, passive waveguide input and output sections and HFET optical
 14 amplifiers.

15 Preferably, the P+ contact layer (layer 130 in Figs. 5C1 and 5C2 and layer 1165B
 16 in Figs. 5D1 and 5D2) is selectively removed to electrically decouple the gate terminal
 17 electrodes for the two channels A and B by forming a dielectric layer over the P+ contact

1 layer and the gate electrode metal layer. A window is defined by photolithography and
2 etching that extends laterally between the two waveguide channel regions A and B and
3 that extends down through dielectric layer and the P+ contact layer. Preferably, the
4 narrow passive region (labeled 136 in Fig. 5C1 and 1176 in Fig. 5D1) that separates the
5 two channels A and B is then formed using impurity free vacancy disordering (IFVD).
6 More specifically, an oxide layer (e.g., SiO_2) is deposited such that it covers the window.
7 The next step is a rapid thermal annealing operation. In this step, the window region
8 covered with the oxide layer experiences Impurity Free Vacancy Disordering (IFVD).
9 Note that the regions outside the window and covered with the dielectric layer show
10 essentially no effects of IFVD. Such vacancy disordering produces a disorder region that
11 blocks to the flow of charge between the channels A and B due to the increased band gap
12 in this region. Advantageously, this process allows the passive region to be very narrow
13 (on the order of 1 micron). This allows the two channels A and B to be located in close
14 proximity to one another, which provides improved evanescent coupling strength. This
15 improved evanescent coupling strength enables the evanescent transfer between channels
16 to take place over a much shorter distance, thereby enabling smaller devices and
17 improved integration capabilities with other HFET coupling devices, HFET logic devices
18 or other electronic and/or optoelectronic devices. Details of similar HFET coupler device
19 structures is set forth in International Application No. PCT/US02/06802, which was filed
20 on March 4, 2002 and published as WO 02/071490 on September 12, 2002, incorporated
21 by reference above in its entirety.

22 To summarize the preferred implementation of the programmable optical delay
23 line as described above with respect to Figs. 5A through 5E2, it can logically be broken

1 down into four delay sections. Delay section 1 is the a fixed length of optical fiber or
2 other optical waveguide. Delay section 2 is a programmable optical delay path
3 implemented with polymer waveguides patterned onto a printed circuit board with
4 integrated circuit switching nodes. Delay section 3 is a programmable optical delay path
5 implemented with a single integrated circuit constructed with passive on-chip waveguides
6 connected to on chip directional couplers. Section 4 is a programmable optical delay
7 path implemented with a single integrated circuit consisting of a long passive waveguide
8 with thermal control. All of the delays with the exception of the fiber itself are controlled
9 electronically. One of the advantages of this time delay architecture is that utilizes
10 directional coupler switches that are digitally controlled. Moreover, the operation of the
11 directional coupler devices is relatively temperature insensitive. More specifically,
12 temperature variations will cause slight changes from full transmission which can only
13 affect the amplitude, and since the preferred transport is digital optical, slight amplitude
14 variations should be of no consequence.

15 Alternate implements of the programmable optical delay line may be used. For
16 example, multiple optical fiber lengths may be connected by directional couplers. An
17 example of such a system is explained in detail in T.L. Smith et al., "Polarization
18 Independent LiNbO₃ 2x2 Reverse Delta Beta Directional Coupler Optical Switch,"
19 PSAA-6 Technical Program, March 4, 1996, Naval Postgraduate School, herein
20 incorporated by reference in its entirety. These implementations tend to be a bulky
21 because the coupling devices are not integrated with the waveguide. Also, the coupling
22 devices are typically several mm in length for effective switching. In addition, high
23 switching voltages of 15V are required due to the requirement of strict TM polarization.

1 Another alternate implementation may utilize polymer waveguides (as described
2 above) with grating output couplers at each switching node. An example of such a
3 system is described in detail in Tang et al., "Polymer-Based Optical Waveguide Circuits
4 for Photonic Based Array Antennas," Proc. SPIE, Vol. 3632, pp. 250-161, 1999,
5 incorporated by reference above in its entirety. In this system, a 10m length of polymer
6 waveguide is spun onto a printed circuit board (PCB) and defined by photolithography.
7 The delay line lengths are determined by grating output couplers that divert light into
8 resonant photodetectors for conversion back to the electrical domain.

9 Turning now to Fig. 6, there is shown an exemplary implementation of the circuit
10 block 34 of Fig. 2. This circuit 34' realizes a sigma-delta demodulator. It includes a
11 heterojunction thyristor device HT61 that is configured to operate as a photoreceiver that
12 converts the optical signal in the form of a serial digital bit stream (e.g., a series of digital
13 pulses) output by the programmable optical delay line 28 into the electrical domain (e.g.,
14 a series of digital pulses in the electrical domain). This series of digital electrical pulses
15 is produced at the anode terminal of the thyristor device HT61. Since the thyristor device
16 HT61 reshapes and amplifies the signal, any amplitude loss is of no consequence. Details
17 of the configuration and operation of the thyristor-based photoreceiver HT 61 for use in
18 Fig. 6 are described in detail in U.S. Patent Application No. 10/323,390 (Attorney Docket
19 No. OPE-013), filed on December 19, 2002; U.S. Patent Application No. 10/323,513
20 (Attorney Docket No. OPE-018), filed on December 19, 2002; U.S. Patent Application
21 No. 10/323,389 (Attorney Docket No. OPE-019), filed on December 19, 2002,
22 incorporated by reference above in their entirety. The amplitude of the electrical output
23 of the thyristor device HT61 at the anode terminal is controlled by the amplitude

1 reduction control logic 603 in response to an amplitude reduction control signal supplied
2 thereto. This amplitude is controlled to scale the signal for the optical cancellation by the
3 control block 24. The electrical digital pulse train output at the anode terminal of the
4 thyristor device HT61 is supplied to a low pass filter (LPF)/integrator 605. Stage 605
5 provides an low pass filter function that rejects all of the high frequency noise (above the
6 Nyquist value) and an integrator function that produces an analog signal whose voltage
7 level is the average of its input voltage level. Preferably, the low pass filter
8 (LPF)/integrator 605 is realized by a thyristor-based integration stage as described above
9 with respect to Figs. 3B1 through 3B4, or a switch-capacitor integrator as described
10 above with respect to Fig. 4B3. Alternatively, the low pass filter (LPF)/integrator 605
11 may be realized by an RC network or other low pass filter/integration means as is well
12 known in the electronic arts. The output of the low pass filter (LPF)/integrator 605 is the
13 interference cancellation signal, which is supplied to the summing stage 20 of Fig. 1 for
14 interference cancellation.

15 Turning now to Fig. 7A, there is shown an exemplary implementation of the
16 summing stage 20 of Fig. 1. This circuit 20' is realized by a thyristor-based differential
17 amplifier as described above with respect to Figs. 3C1 through 3C7. The received signal
18 (RS) supplied by the antenna 16 is supplied to the positive (+) input / p-channel injector
19 terminal input of the device, and the interference cancellation signal (ICS) generated by
20 the signal generator 18 is supplied to the negative (-) input / n-channel injector terminal
21 input of the device. The output signal generated by the thyristor-based differential
22 amplifier, which represents the desired receive signal, is taken from the anode terminal.
23 This output signal is supplied to the receiver 22 for receive signal processing. Fig. 7B is

1 an equivalent circuit representation of the thyristor-based differential amplifier circuit of
2 Fig. 7A.

3 The problem of interference cancellation in a communication system has been
4 described and a solution using optoelectronic integrated circuits and optical time delay
5 has been described. The optoelectronic integrated circuits are preferably realized by
6 novel inversion quantum-well channel device structures which monolithically integrates
7 HFETS, bipolar transistors, lasers, detectors, and thyristors. The key parameters to be
8 controlled are the amplitude reduction and the timing of a feed-forward transmitter signal
9 that is used at the low noise amplifier input for cancellation. The timing is implemented
10 with a digital/analog optical delay line that provides true time delay. The variable delay
11 is achieved with multiple waveguide sections interconnected with optical switches which
12 are controlled with on chip electronics. The switch settings are selected to adjust the
13 delay to the specific transmitter/LNA combination. Control over the amplitude of the
14 feedforward signal is preferably achieved through the use of a single bit sigma delta
15 modulator/demodulator and summation circuit. A conversion rate of 50GS/s is made
16 possible with the use of a novel thyristor-based 1-bit ADC (e.g., comparator) and a
17 thyristor-based DAC (e.g., sampling circuit). It is expected that improved accuracy in
18 cancellation, which is on the order of -50dB, can be achieved.

19 Note that the thyristor-based sigma-delta modulators described herein may be
20 used to realize a sigma-delta converter with the addition of a decimation circuit operably
21 coupled to the electrical output of the 1-bit thyristor-based ADC. In this configuration, it
22 is not necessary that the 1-bit thyristor-based ADC (e.g., HT1) be biased to operate as a
23 laser in the on state as described above. This sigma-delta converter is useful in many

1 different signal processing applications. Also note the board-based and chip-based
2 optical delay mechanisms described herein are useful in many other electronics
3 applications.

4 There have been described and illustrated herein several embodiments of a
5 interference cancellation system and components utilized therein. While particular
6 embodiments of the invention have been described, it is not intended that the invention be
7 limited thereto, as it is intended that the invention be as broad in scope as the art will
8 allow and that the specification be read likewise. Thus, while particular circuit
9 architectures and circuit elements have been disclosed, it will be understood the others
10 can be used as well. In addition, while particular device structures have been disclosed, it
11 will be appreciated that others can be used as well. It will therefore be appreciated by
12 those skilled in the art that yet other modifications could be made to the provided
13 invention without deviating from its spirit and scope as claimed.